blob: 462f6e872eccdb0a073b8f598329ba2c49ec2607 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
|
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include "serial.h"
#define SPI_SS PB2
#define SPI_SCK PB5
#define SPI_MISO PB4
#define SPI_MOSI PB3
#define SPI_DDR DDRB
#define SPI_PORT PORTB
#define STDBY 0x04
#define LISTEN_ON 0x40
static inline uint8_t read_reg(uint8_t reg)
{
uint8_t data;
SPI_PORT &= ~(1 << SPI_SS);
SPDR = reg | 0x7F;
while (!(SPSR & (1 << SPIF)))
;
SPDR = 0;
while (!(SPSR & (1 << SPIF)))
;
data = SPDR;
SPI_PORT |= (1 << SPI_SS);
return data;
}
static inline void write_reg(uint8_t reg, uint8_t val)
{
serial_write_line("writing register");
while (read_reg(reg) != val) {
SPI_PORT &= ~(1 << SPI_SS);
SPDR = reg | 0x80;
while (!(SPSR & (1 << SPIF)))
;
SPDR = val;
while (!(SPSR & (1 << SPIF)))
;
SPI_PORT |= (1 << SPI_SS);
}
serial_write_line("writing register done");
}
static inline void set_mode(uint8_t mode)
{
write_reg(0x01, mode);
while (!read_reg(0x27))
;
}
static inline void radio_init(void)
{
SPI_DDR |= (1 << SPI_SS) | (1 << SPI_SCK) | (1 << SPI_MOSI);
SPI_PORT |= (1 << SPI_SS);
SPCR |= (1 << SPE) | (1 << MSTR);
set_mode(STDBY | LISTEN_ON);
}
int main(void)
{
serial_init();
_delay_ms(5000);
serial_write_line("Initializing radio");
radio_init();
serial_write_line("Initialized radio");
for (;;)
;
return 0;
}
|
