blob: 88e0c5153fd72353870a1721075beb42615a83a9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
|
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include "radio.h"
#include "serial.h"
#define SPI_SS PB2
#define SPI_SCK PB5
#define SPI_MISO PB4
#define SPI_MOSI PB3
#define SPI_DDR DDRB
#define SPI_PORT PORTB
#define NRF24L01_CE PB0
#define NRF24L01_CE_DDR DDRB
#define NRF24L01_CE_PORT DDRB
#define NRF24L01_REG_CONFIG 0x00
#define NRF24L01_REG_EN_AA 0x01
#define NRF24L01_REG_EN_RXADDR 0x02
#define NRF24L01_REG_SETUP_AW 0x00
#define NRF24L01_REG_SETUP_RETR 0x00
#define NRF24L01_REG_RF_CH 0x00
#define NRF24L01_REG_RF_SETUP 0x00
#define NRF24L01_REG_STATUS 0x00
#define NRF24L01_REG_OBSERVE_TX 0x00
#define NRF24L01_REG_RPD 0x00
#define NRF24L01_REG_RX_ADDR_P0 0x00
#define NRF24L01_REG_RX_ADDR_P1 0x00
#define NRF24L01_REG_RX_ADDR_P2 0x00
#define NRF24L01_REG_RX_ADDR_P3 0x00
#define NRF24L01_REG_RX_ADDR_P4 0x00
#define NRF24L01_REG_RX_ADDR_P5 0x00
#define NRF24L01_REG_TX_ADDR 0x00
#define NRF24L01_REG_RX_PW_P0 0x00
#define NRF24L01_REG_RX_PW_P1 0x00
#define NRF24L01_REG_RX_PW_P2 0x00
#define NRF24L01_REG_RX_PW_P3 0x00
#define NRF24L01_REG_RX_PW_P4 0x00
#define NRF24L01_REG_RX_PW_P5 0x00
#define NRF24L01_REG_FIFO_STATUS 0x00
#define NRF24L01_REG_DYNPD 0x00
#define NRF24L01_REG_FEATURE 0x00
static inline uint8_t read_reg(uint8_t reg)
{
SPI_PORT &= ~(1 << SPI_SS);
SPDR = reg & 0x7F;
while (!(SPSR & (1 << SPIF)))
;
SPDR = 0;
while (!(SPSR & (1 << SPIF)))
;
SPI_PORT |= (1 << SPI_SS);
return SPDR;
}
static inline void write_reg(uint8_t reg, uint8_t val)
{
SPI_PORT &= ~(1 << SPI_SS);
SPDR = reg | 0x80;
while (!(SPSR & (1 << SPIF)))
;
SPDR = val;
while (!(SPSR & (1 << SPIF)))
;
SPI_PORT |= (1 << SPI_SS);
}
void radio_send(const char *data, uint8_t n)
{
uint8_t i, mode;
mode = opmode;
set_mode(RF69_OPMODE_STDBY);
SPI_PORT &= ~(1 << SPI_SS);
SPDR = RF69_REG_FIFO | 0x80;
while (!(SPSR & (1 << SPIF)))
;
for (i = 0; i < n; i++) {
SPDR = data[i];
while (!(SPSR & (1 << SPIF)))
;
}
SPI_PORT |= (1 << SPI_SS);
set_mode(RF69_OPMODE_TX);
while (!(read_reg(RF69_REG_IRQFLAGS2) & 0x08))
;
set_mode(mode);
}
uint8_t radio_recv(char *buf, uint8_t n)
{
uint8_t read_len, mode;
read_len = 0;
mode = opmode;
set_mode(RF69_OPMODE_STDBY);
SPI_PORT &= ~(1 << SPI_SS);
SPDR = RF69_REG_FIFO | 0x7F;
while (!(SPSR & (1 << SPIF)))
;
while (read_len < n) {
SPDR = 0;
while (!(SPSR & (1 << SPIF)))
;
buf[read_len++] = SPDR;
}
SPI_PORT |= (1 << SPI_SS);
set_mode(mode);
return read_len;
}
void radio_listen(void)
{
}
void radio_init(const struct radio_cfg *cfg)
{
SPI_DDR |= (1 << SPI_SS) | (1 << SPI_SCK) | (1 << SPI_MOSI);
SPI_PORT |= (1 << SPI_SS);
SPCR |= (1 << SPE) | (1 << MSTR);
NRF24L01_CE_DDR |= (1 << NRF24L01_CE);
NRF24L01_CE_PORT &= ~(1 << NRF24L01_CE);
_delay_ms(100);
}
|
